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l. Introduction
The trapping of charge carriers in very thin SiO This contribution is the stress-induced leakage curent (SILC) and is due to trap-assisted tunneling through neutral electron traps generated in the gate dielectric during the stress [2] .
The increase of the current density AJ(I):J(0-J(0) during constant voltage stress is shown in Fig.2 Table I ) and Eu is the activation energy for H* transport and bond breaking. The solid lines in Fig. 3 are fits to the data using Eq. (2) with Ex, as a free parameter (see Table I ). The agreement between the data and the model is excellent. The smaller relative increase of o in SiO*lZrO2 can be explained by the fact that the electric field E in the high permittivity dielectric is much smaller than in the thermal SiO2 layer, leading to the reduction of H* diffi.rsion and bond breaking in the high permiuivity gate stack
The temperature dependence of AJ(t) in the ZrO2gate stack is illustrated in Fig.4 . From these data, the temperature dependence of cr can be extracted using Eq.(l); o is presented in Fig. 5 as a function of l/T. Solid lines are fits to the data using Eq.(2) with Eu as a fitting parameter (Table I) .
One can see that the temperature dependence of cr is also consistent with the degradation model discussed above.
The trap cross sections o extracted from Fig. 2 are given in Table I for SiOlrO2 and SiO2. The quite small value of o'in the high permifiivity gate stack suggests that traps are most probably generated in the ZrO2layer. As a matter of fact, the cross section of a neuffal center with polarizability ap in a medium of dielectric constant e varies like o-(oot"')' lgl.
The trap cross section o is presented in Fig. 6 as a function of the ratio uole2 on a log-log scale (data obtained on a TiO2 gate stack are also shown). Consistently with the model discussed above, we assumed that the neutral traps generated in the gate delectric are respectively SiOH, ZrOH and TiOH centers (the values of up and e are given in Table I ). From 
